Abstract-A method for fast time-domain simulation of piecewise-linear networks with switches is described in this paper. The method is based on a discrete-time switch model that consists of a constant conductance in parallel with a current source. In each simulation step, value of the current source is updated as a function of known network signals. The function takes one of two forms, depending on the state (on or off) of the switch. Since system matrix is constant, regardless of the states of the switches, simulation time is essentially the same as for linear, time-invariant network of the same complexity. The paper discusses selection of model and simulation parameters. Simulation algorithm is described and an example is included. It is shown that the method is not only efficient but also quite general and void of convergence problems. Its primary application is for long-term transient simulation of power electronic systems.
I. INTRODUCTION
WITCHING power converters pose several unique prob-S lems in the construction of efficient time-domain simulators. Events of interest in a typical power converter cover many orders of magnitude on the time scale, starting from switching transitions in the order of nanoseconds to closed-loop start-up or load transients that may last for seconds. Detailed models that describe physical properties of semiconductor switching devices are used only when results of interests are within one, or at most several switching cycles. Such results include switching losses, lengths of switching transitions, and voltagekurrent overshoots during switching. For majority of other simulation tasks, such as studies of the circuit steady-state waveforms, conversion functions, stability of feedback loops, load, input or reference transients, application of detailed nonlinear models is impractical. This is because simulation time step must be short compared to the switching period, and each simulation step requires computationally intensive iterative solution. If the simulation runs over many switching cycles, simulation time becomes the limiting factor.
In order to improve efficiency of time-domain simulation, semiconductor devices are replaced with much simpler models. The simplification is justified by the fact that switching transitions are many orders of magnitude shorter than the total simulation time, and that errors introduced by ignoring details of the switching transitions are insignificant in the results expected from long-term simulations. Numerous methods specifically geared toward efficient long-term simulation of switching power converters have been developed. In [ 11, [3] , [4], [5] , [6] , ideal switch model is assumed, while references [7] , [8] , [lo] propose various simple approximations to the ideal switch model. An ideal switch has zero impedance when on, zero admittance when off, and switches between the two states in zero time. With n ideal, single-pole, single-throw switches, the switching converter network reduces to one of 2" possible switched networks (without switches). Then, one approach is to write and solve state-space equations for each of the switched networks, and to establish conditions for transitions of switched networks. Explicit solution to state equations requires the state transition matrix for each of the switched networks. The matrices can be approximated with truncated Taylor [l], [2], [3] or Chebyshev [4] series. In the state-space approach, dimensions of the system matrices are minimal, and there is no need for iterative solution in each simulation step. Drawbacks of the state-space approaches include difficulties in obtaining the set of equations from the description of network topology [ 121, and difficulties caused by possible state-variable discontinuities and/or changes in the number of states at switching transitions. The number of switches is limited because of the requirement to compute (and possibly store) system matrices for each of 2n possible switched networks. Finally, substantial prior knowledge of the circuit operation i s usually necessary in order to formulate conditions for network transitions.
Another approach to simulation is to apply numerical integration to element equations rather than to the network state-space equations. This allows easy systematic formulation of network equations, but the system matrix has non-minimum dimensions. The element-equations approach is applied in widespread general-purpose simulators such as Spice [7] . In Spice, a small resistance Ron is used to represent the switch when on, while a large resistance R o~ represents the switch when off. Unfortunately, improper choices of Ron and Roff yield stiff systems of equations so that convergence problems are encountered. Grossly erroneous simulation results have been demonstrated [6] . Also, simulation times can be extremely long because switching transitions still require short time steps and iterative numerical solution at each time step.
Simulation with respect to the ideal switch. The method of reference [6] provides exact and general solution for piecewise-linear networks with ideal switches, but at the expense of increased complexity of the simulation algorithm.
In this paper, we propose an approximate discrete-time switch model as the basis for a general and efficient simulation method. The method is suitable for long-term simulations of piecewise-linear networks with switches. The switch model, introduced in Section 11, yields constant System matrix, regardless of the state of the switches. Interpretation and generalization of the switch model, as well as its relation to the transmission-line switch model [8], [9], are described in Section 111. Section IV discusses errors introduced by the model, and criteria for selection of model parameters and the simulation time step. Simulation algorithm is described in Section V, with an example presented in Section VI. Section VI1 summarizes the main results and possibilities for future work.
SWITCH MODEL
A discrete-time approximation to the ideal switch is introduced in this section as the basis for the fast simulation algorithm.
nonlinear resistor [ 131. Superscripts in the model of Fig. l(b) , and throughout the paper, refer to the simulation step. Current simulation step is the (n + Some general-purpose simulators, such as Spice [7] , use the model of Fig. l(b) to represent the switch as a small resistance &jn when on, and as a large resistance Roff when off, with a smooth transition from Ron to R O~. This representation requires significant computational effort during switching transitions because iterative numerical solution must be used within each simulation step. In each iteration, parameter G, is simulation step.
A. Ideal Switch
Ideal single-pole, single-throw switch shown in Fig. I (a) has zero impedance when on, and infinite impedance when off. Switching from one state to another is instantaneous. It is convenient to represent state s of the switch as a Boolean variable: 
B . Discrete-Time Approximate Switch Model
To develop a discrete switch model suitable for simulation, we consider the circuit model of Fig. l(b) . The form of the model resembles the linearized, discrete equivalent circuit of a updated by linearization of the nonlinear switch characteristic. It is not uncommon that convergence problems are encountered during switching transitions.
To achieve more efficient simulation of networks with switches, we can exploit the fact that characteristic of the ideal switch is piecewise linear. In order to avoid iterative numerical solution for each simulation step, we require that the model parameter G, remains constant, and that switch state in the (n + l ) t h simulation step is reflected only through value of the current generator j,"+l. It is also worth noting that the only element of the switch model that enters the system matrix is its conductance G,, while current j, enters the vector of independent sources in the equivalent discrete circuit. Thus, if all conductances are constant, system matrix is constant, and only one system matrix inversion is necessary for the entire simulation.
It remains to select the current source j;+l to emulate the ideal switch characteristic. If the simulation time step T = tn+l -tn is selected so that U : + ' x w," and ir+' x i : , an approximation to the ideal switch characteristic is obtained by the following choice of the current source:
The errors introduced by the approximation, i.e., the on-switch voltage and the off-switch current, are given by:
It can be easily shown that the errors converge to zero, if the rest of the network is linear, time-invariant, stable (with all poles in the left half plane), and has no time-varying sources.
The circuit of Fig l(b) with G, = const., and with (3) used to compute the current generator j;+', is the simplest form of the discrete-time approximate switch model we propose in this paper. It can be immediately pointed out that many other methods for computing j;+l are possible, as long as j:+l is a function of known signals in the network at t = tn+l.
INTERPRETATION OF THE DISCRETE-TIME SWITCH MODEL
As opposed to the ideal switch model, the proposed approximate switch model is not a memoryless element. This is because the current source j:+' depends on values of voltages and currents in the previous, nth simulation step. Physical interpretation of the model is given in this section.
Conductance current source j:+'
G.
A. L,/C, Interpretation of the Switch Model
Consider a linear, time-invariant capacitor C,, described by C,du,/dt = 2 ,. If backward Euler algorithm [13] is used for numerical integration, we obtain the following approximate solution suitable for numerical simulation:
Similarly, if the backward Euler algorithm is applied to a
we have:
L, I
From (8) and (9), it is clear that the model of Fig. l (8) and (9), we conclude that the proposed switch model implies that switch is represented as a (small) inductance L, when on, and as a (small) capacitance C, when off. In order to keep the conductance G, constant, regardless of the switch state, we require that:
The L,/C, interpretation of the switch model provides an immediate generalization. Instead of the backward Euler algorithm, we can apply a variety of numerical integration methods to the L,/C, interpretation, and impose the restriction that the model parameter G, does not depend on the state of the switch, i.e., that G, = G, = Gl. Table I summarizes the results obtained by applying three frequently used numerical integration methods: backward Euler, trapezoidal, and Gear's second-order algorithm [ 131. The model structure of Fig. l(b) is always the same.
B . Relation to the Trunsmission-Line Modeling (TLM) Method
In the TLM method [SI, [9] , energy-storage elements are modeled as open-circuit or short-circuit transmission-line segments (stubs). Thus, the switch, modeled as inductance L, when on, and as capacitance C, when off, can be represented as a stub terminated by an ideal switch. Characteristic impedance and length of the stub are related to element values and the simulation time step T. Superposition of the incident and the reflected voltage on the stub yields the discrete-time model equations. For example, capacitance C, and inductance L, are described by: T u,"+l = zci,"+l+ 2u,n,+l, 2 --,
respectively, where U, ", " and U, ";" denote values of the incident voltages given by: (13) (14) Consider capacitance C,, and the associated TLM equations (1 l), (13). Substituting (13) into (1 1) yields:
so that (15) becomes
Exactly the same result is obtained if the trapezoidal algorithm is applied as the numerical integration method to the capacitor equation. Application of the TLM equations for inductance L, yields the same conclusion. Therefore, the transmission-line switch model is equivalent to the special case of the model in Fig. l(b) , when the trapezoidal algorithm is applied to derive the expressions for j;+'. TLM method gives exact results for the network derived from the original network by replacing energy-storage components and switches with transmission-line segments. We have demonstrated that identical results are obtained by applying the trapezoidal algorithm for approximate numerical integration. Generality of the model in Fig. l(b) stems from the fact that many other methods can be used to derive expressions for j:+'. If the Ls/C, interpretation is retained, various numerical integration methods can be applied, as illustrated by the results of Table I .
Iv. SELECTION OF THE INTEGRATION METHOD AND SWITCH MODEL PARAMETERS
As indicated in Table I , application of various numerical integration algorithms results in different expressions for j , , and different constraints on L,, C,, G, and T. We first examine stability properties of the numerical integration methods in order to select the one most suitable for the switch model. Then, we discuss errors introduced by the discrete-time switch model and criteria for selection of the simulation time step T, and the switch conductance G,. rithm includes the entire imaginary axis, whereas imaginary axis is right on the boundary of the region of absolute stability for the trapezoidal algorithm [ 131. This is why oscillatory
A. Selection of the Integration Method
Consider the test circuit of Fig. 2 .
Two switches form a loop with a DC voltage source E , and a cut-set with a DC current source I . This is an idealized representation of a fairly common environment for switches in switching power converters. Suppose that for t < 0 switch SI is on, and switch 5'2 is off, and that states of both switches are changed at t = 0. Discrete-time model of the circuit, with the switches modeled as in Fig. l(b) , is shown in Fig. 3 .
Modified nodal equations for the discrete-time model are:
Current sources j,",", j Sn2f' are computed as shown in Table   I , by taking into account that 5'1 is off and SI is on for t > 0.
Initial conditions are vg = E , iy = I .
Results for voltage v2 across the switch S2 are shown in Fig. 4 for the backward Euler algorithm (a) and the trapezoidal algorithm (b).
Response with the backward Euler algorithm approaches the ideal response 'up = 0, while the trapezoidal algorithm results in oscillatory response. To explain the obtained results, consider the circuit after switching. Both numerical integration response is obtained when the trapezoidal algorithm is applied. Fig. 6 shows location of poles in the z-plane for the discretetime model of Fig. 3 , and the three numerical integration methods of Table I .
Trapezoidal algorithm results in poles on the unit circle, which is consistent with the oscillatory response obtained by simulation. To suppress oscillations, one may include a damping resistor, which was done in [8], [9] , without explanation. We select the backward Euler algorithm because the poles are closest to the origin in the z-plane, which indicates the fastest decay of the switching transient.
B . Simulation Time Step T and Switch Conductance G,
Once a numerical integration method is selected, switch model parameter G, and the simulation time step T determine the on-switch inductance L,, and the off-switch capacitance C,. One approach to selecting G, and T is to obtain C, and L, equal to real values of parasitic elements associated In power electronic systems, only low-frequency portions of the switch voltage and switch current contribute to the DC or low-frequency steady-state solution. Therefore, in addition to the instantaneous errors introduced by the switch model, it is also of interest to examine cumulative, i.e., averaged effect of the errors. Consider one switching cycle, and assume that the 
v,.
I,*
elements of all switches may not be possible. Second, the Lr/CT interpretation of the switch is too simple to accurately represent physical properties of semiconductor switches. Thus, an attempt to use the L,/C, representation in order to study details of switching transitions is not well justified. Finally, as the example above shows, matching the values of real parasitic switch components may result in a very short simulation step, so that gains in simulation efficiency are lost. Ideal switch model suffices for long-term transient simulation of power electronic systems, which is the main application area for the method proposed in this paper. So, selection of the parameters T and G, can be based on a favorable trade-off between simulation efficiency, and errors introduced by the discrete switch model with respect to the ideal switch model.
Suppose that the ideal switch voltage U,* ( t ) and current i : ( t ) are known. Instantaneous switch voltage and current error are given by:
e,(t) = v s ( t ) -v,*(t), e i ( t ) = i s ( t ) -i:(t). (19)
Clearly, when the switch is on, the instantaneous voltage error reduces to the on-switch voltage, and when the switch is off, the instantaneous current error reduces to the off-switch current.
To investigate the effects of G, on the switch voltage and current errors, we assume for the moment that the ideal offswitch voltage E and the on-switch current I are constant, as depicted in the test circuit of Fig. 2 . Under these assumptions, analytic solutions for the instantaneous voltage and current errors in the nth simulation step after the switching instant are given by: Ef(n) , e: = I, (21) where n 2 1, and:
The instantaneous errors are shown in Fig. 7 for three values of G,, with the on-switch current and the off-switch voltage normalized to unity. Note that the instantaneous voltage error is lower, and current error is higher for higher G,.
Results of Fig. 7 also indicate how many simulation steps are needed to approach the ideal zero error after switching occurs.
In many cases, the errors defined as above will show the percent error in the steady-state solution obtained through simulation. Using (20) and (21), we obtain:
where IC is the number of simulation steps during a given state of the switch. k is assumed high enough, so that instantaneous switch voltage and current errors go to zero before the next switching occurs.
By decreasing the length T of the simulation step, i.e., by increasing the number of simulation steps k, average error introduced by the approximate switch model can be reduced toward zero. Current error is proportional to G,, while voltage error is inversely proportional to G,. The selection of G, = I / E has been proved to yield lowest steady-state errors in our experiments with typical square-wave switching converters. Of course, the problem with this selection is that E and I are not known before simulation starts. Initial values of T and G, can be corrected if excessive errors are detected during simulation. The above error analysis does not take into account errors due to time-varying current through the on-switch, or timevarying voltage across the off-switch. For example, if current through on-switch is linearly increasing, is(t) = At, for t 2 0, the voltage across the switch is given by
for n 2 1. In a typical switching converter, low L,A, where A is the slope of the current, implies that the switch parasitic inductance L, should be much lower than the inductance in the cut-set with the on-switch. Similarly, the switch parasitic capacitance C, should be much lower than the capacitance in the loop with the off-switch.
Two additional criteria are relevant for selection of the simulation time step: error in determining instants of switching transitions, and numerical integration error for energy-storage elements in the network. Since time-constants related to energy storage components are in most cases much greater than lengths of switching transitions, it can be assumed that the total error will be dominated by the errors introduced by the switching devices. Instants of switching transitions are determined to within one simulation time step T . Accuracy can be improved by linear interpolation between the two simulation steps around the switching transition. Since the system matrix is constant, the simulation algorithm based on the switch model of Fig. l(b) is quite simple.
Starting from the network with switches, associated discretetime model is obtained first. Then, system equations are obtained following the modified nodal approach [12], in the form where H is the system matrix, z is the vector of nodal voltages and branch currents, and vector b is a function of network sources, including current sources associated with discretetime models of switches and energy-storage components, as well as network independent current and voltage sources. The system matrix is inverted, and since it is constant, the solution at each simulation step requires only matrix and vector multiplication. Initial conditions are used to determine values of the current sources j , associated with switches and j , , j l of energy-storage elements. Note that although backward Euler algorithm was selected for the switch model for stability reasons, a different numerical integration method can be applied to obtain discrete-time models of the energystorage elements.
Once the system matrix and its inverse are obtained, simulation proceeds as follows:
state of each of the switches is determined from the previous switch state, switch voltage and/or current from the previous simulation step, and from the switching function c associated with the switch (if it is controllable). Table 11 shows how to determine the current switch state P+l for various types of semiconductor switches. Note that the expression for the switch state is Boolean, and requires little computational effort. each of the model current sources j , for switches and j , , j , for energy storage elements are computed from the values of the element voltage and/or current in the previous time step(s). The expression for j , , j l of energy storage elements depends on the type of the element (capacitive or inductive), while the expression for j , of switches takes one of the two forms, depending on the current state of the switch, as shown in Table I .
Time-varying independent current and voltage sources from the original network are computed at the current S * . . simulation instant t = tn+'. n u s , vector ZP+' is obtained for the current simulation step. multiplying the inverse system matrix with the vector b yields the network solution at the current simulation step:
Simulation proceeds by repeating 1) through 3) for successive simulation steps, until the final specified time, or some other condition for end of simulation, is reached. From the description of the switch model and the simulation algorithm, several advantageous features of the proposed method can be pointed out, The required CPU time is essentially the same as for the linear, time-invariant network with the same dimensions of the system matrix, and the same simulation time step. The only overhead is associated with the need to determine the correct switch states, which involves evaluating a Boolean expression for each of the switches. Since the system matrix is constant, no iterative solution is needed, and the method is void of convergence problems.
Another advantage of the method is that no prior knowledge of the network operation is necessary in order to perform the simulation. This is because the state of each switch is determined individually, based on the previously determined network signals. Thus, there is no need to enumerate all possible switched networks, or to establish conditions for network transitions, as in the state-space approaches. The form of the switch model removes the problems of possible state discontinuities.
The dimensions of the system matrix grow linearly with the number of switches, so that restrictions on the possible number of switches are very weak.
VI. EXAMPLE
Boost converter in Fig. 8 is used to illustrate application of the proposed switch model and the simulation algorithm.
We assume that input DC voltage E is tumed on at t = 0, A = and observe start-up transient. S1 is switched at constant frequency, with constant duty-ratio. Discrete model associated with the backward Euler algorithm is shown in Fig. 9 , and the corresponding system of modified nodal equations is given by:
Switch SI is controlled externally, by a constant-frequency, constant-duty-ratio switching function c(t). State of the diode switch SZ is determined as shown in Table 11 : the diode SZ turns off when 24 becomes less than zero, and it turns on when vz -v4 becomes greater than zero. Simulation results are shown in Fig. 10 . Simulation time step is T = 100 nS, while the output results are taken every 0.5 pS. Selected values of the simulation time step and G, = 0.2 U result in L, = T/G, = 0.5 pH, which is much less than L = 50 p H and C, = TG, = 20 nF, which is much less than C = 50 pF.
During the transient, converter starts in the continuous conduction mode (CCM), then goes through the discontinuous conduction mode (DCM) for several cycles, and finally reaches the CCM steady-state. This illustrates the point that no prior knowledge of the circuit operating mode is necessary in order to conduct the simulation. Total simulation time (excluding output routine) on an IBM-PC 486-50MHz machine was 1.32s. The results were verified by PSpice simulation [ll] of the same circuit.
VII. CONCLUSIONS
Discrete-time switch model proposed in this paper consists of a constant conductance G, in parallel with a current source j,. Main feature of the model is that the only parameter that enters system matrix is constant, while switching is reflected through the value of the current source j , . Generality of the model stems from the fact that many algorithms can be applied to compute j , as a function of the switch state and previously determined network signals. For example, if switch is represented as small inductance when on and as a small capacitance when off, various numerical integration algorithms can be applied. In particular, if the trapezoidal algorithm is applied, it is shown that the model is equivalent to the transmission-line switch model of references [8], [9] . We have selected the backward Euler algorithm because it results in the fastest decay of the switching transient, which is regarded as error with respect to the ideal switch model.
The simulation algorithm based on the switch model is quite simple, and resembles the algorithm for simulation of linear, time-invariant (LTI) networks. System matrix is constant and can be inverted only once per simulation. There is no need for iterative numerical solution at each simulation step. The only overhead with respect to the simulation of an LTI network is associated with the step where a Boolean expression is evaluated for each switch in order to determine its state. The algorithm is quite general and void of convergence problems. There are essentially no limitations on the number of switches n in the network, because system matrix dimensions grow linearly with n. Finally, since state of each switch is determined individually, based on previously known signals, no prior knowledge of the circuit operation is necessary in order to conduct the simulation. Simplicity of the simulation algorithm and its low time and memory requirements make it suitable for desktop PC implementation.
Future work on the fast simulator includes introduction of altemative methods for computing the independent current source in the switch model, generalization to include nonlinear elements other than switches, and full desktop-PC implementation of the algorithm.
